



1/16



2/16

FIG. 2




The timing diagram illustrates the relationship between several digital signals. The horizontal axis represents time, divided into segments by vertical dashed lines. The signals shown are:

- S1**: A signal that transitions from low to high at the beginning of the first segment.
- M9**, **M8**, **M7**, **M6**, **M5**, **M4**, **M3**, **M2**, **M1**, **M0**: Memory address signals that transition from low to high at the start of each segment.
- S2**: A signal that transitions from low to high at the end of the last segment.
- CEL SRC**: A clock signal that transitions from low to high at the end of the last segment.
- NU**: A signal that transitions from low to high at the end of the last segment.
- BLKi-1**: A signal that transitions from low to high at the end of the last segment.
- SGDj**, **WL7j**, **WL6j**, **WL5j**, **WL4j**, **SGI1j**, **SGI0j**, **WL3j**, **WL2j**, **WL1j**, **WL0j**, **SGSj**: Signals that transition from low to high at the start of each segment.

4/16

FIG. 4



5/16

FIG. 5





FIG. 6



6/16

FIG. 7





FIG. 8



7/16

FIG. 9

	Erase	"0" Write	"1" Write	Read	Write-Verify
BL _e	Floating	0V	V _{dd}	H or L	H or L
BL _o	Floating	V _{dd}	V _{dd}	0V	0V
SGD	Floating	V _{dd}	V _{dd}	4.5V	4.5V
WL ₇	Floating	4.5V	4.5V	4.5V	4.5V
WL ₆	Floating	4.5V	4.5V	4.5V	4.5V
WL ₅	Floating	4.5V	4.5V	4.5V	4.5V
WL ₄	Floating	4.5V	4.5V	4.5V	4.5V
SGI ₁	Floating	V _{dd}	V _{dd}	4.5V	4.5V
SGI ₀	Floating	V _{dd}	V _{dd}	4.5V	4.5V
WL ₃	0V	10V	10V	4.5V	4.5V
WL ₂	0V	10V	10V	4.5V	4.5V
WL ₁	0V	V _{pgm}	V _{pgm}	0V	0.4V
WL ₀	0V	10V	10V	4.5V	4.5V
SGS	Floating	0V	0V	4.5V	4.5V
CELSRC	Floating	0V	0V	0V	0V
C-p-well	20V	0V	0V	0V	0V

BLK_i

BLK_{i-1}

8/16

FIG. 10

	Erase	"0" Write	"1" Write	Read	Write-Verify
BL _e	Floating	0V	V _{dd}	H or L	H or L
BL _o	Floating	V _{dd}	V _{dd}	0V	0V
SGD	Floating	V _{dd}	V _{dd}	4.5V	4.5V
WL ₇	0V	10V	10V	4.5V	4.5V
WL ₆	0V	10V	10V	4.5V	4.5V
WL ₅	0V	V _{pgm}	V _{pgm}	0V	0.4V
WL ₄	0V	10V	10V	4.5V	4.5V
SGI ₁	Floating	0V	0V	4.5V	4.5V
SGI ₀	Floating	0V	0V	4.5V	4.5V
WL ₃	Floating	4.5V	4.5V	4.5V	4.5V
WL ₂	Floating	4.5V	4.5V	4.5V	4.5V
WL ₁	Floating	4.5V	4.5V	4.5V	4.5V
WL ₀	Floating	4.5V	4.5V	4.5V	4.5V
SGS	Floating	0V	0V	4.5V	4.5V
CELSRC	Floating	0V	0V	0V	0V
C-p-well	20V	0V	0V	0V	0V

BLK_i

BLK_{i-1}


FIG. 11

	Erase	"0" Write	"1" Write	Read	Write-Verify
BL _e	Floating	0V	V _{dd}	H or L	H or L
BL _o	Floating	V _{dd}	V _{dd}	0V	0V
SGD	Floating	V _{dd}	V _{dd}	4.5V	4.5V
WL ₇	Floating	10V	10V	4.5V	4.5V
WL ₆	Floating	10V	10V	4.5V	4.5V
WL ₅	Floating	10V	10V	4.5V	0.4V
WL ₄	Floating	10V	10V	4.5V	4.5V
SGI ₁	0V	V _{pgm}	V _{pgm}	0V	1V
SGI ₀	0V	10V	10V	4.5V	4.5V
WL ₃	Floating	10V	10V	4.5V	4.5V
WL ₂	Floating	10V	10V	4.5V	4.5V
WL ₁	Floating	10V	10V	4.5V	4.5V
WL ₀	Floating	10V	10V	4.5V	4.5V
SGS	Floating	0V	0V	4.5V	4.5V
CELSRC	Floating	0V	0V	0V	0V
C-p-well	20V	0V	0V	0V	0V

} BLK_i
} BLK_{i-1}


10/16

FIG. 12




11/16

FIG. 13




12/16

FIG. 14




13/16

FIG. 15




14/16

FIG. 16



15/16

FIG. 17



16/16

FIG. 18A




FIG. 18F




FIG. 18B




FIG. 18G




FIG. 18C




FIG. 18H



FIG. 18D




FIG. 18I




FIG. 18E




FIG. 18J

